A capacitive coupling wireless connector circuit is implemented with 50 μm × 50 μm pads, which is a 25X reduction of pad size compared with previous wireless connectors by allowing contacting and non-contacting modes. The proposed track and charge scheme allows both contacting and non-contacting communication through PCB capacitive pads. By making the precharge level of the input V DD or V SS , instead of 1/2 V DD , the time necessary to precharge is reduced. The proposed digitally tunable comparator does not require analog voltages, reduces the power to less than 1/20 at lower frequencies compared to previous capacitive coupling receivers. A test chip successfully transmitted and received 1 Gb/s, 2 7 − 1PRBS signal at 1 mW while increasing design freedom of the wireless connectors.
Introduction
Wireless connectors are a promising means of connecting highly parallel channel between two boards with small feature sizes. They provide a means to overcome some of the shortcomings of conventional mechanical connectors by increasing pin density, reducing height, reducing insertion force and providing higher reliability [1] . In a wireless connector, the proximity coupling of two terminals is made by a flexible Printed Circuit Board (PCB) as is shown in Fig. 1 , where small pressure is generated by natural bending of the flexible PCB. For this application, a capacitive coupling approach has advantages over inductive coupling counterpart [2] since a coil pattern for the inductive coupling on a PCB consumes more than 10 times the area of a simple square pad area needed for the capacitive coupling assuming the same line and space design specifications on the PCB. The clearance rules of through-hole vias on PCBs hider the use of them for the interface. The schematic diagram of a generic capacitive coupling interface is shown in Fig. 2 . When the output of the TX swings rail-to-rail, the signal swing at the receiver side, RX IN , is expressed as V DD C C /(C PR + C C ), where C C is the coupling capacitance of the coupling pads and C PR is the parasitic capacitance on the RX side. C PR includes capacitances of the wiring on PCB, bonding wires, bonding pads and ESD structure of the chip which amounts to 2 pF which is about two orders of magnitude higher than on-chip node capacitance. Thus the wireless connector must handle smaller input signals compared to chip to chip capacitive coupling interfaces [3] , [4] . To cope with the small received signal the wireless connector previously reported [1] sacrificed density of the capacitive pads and used 250 μm × 250 μm to get a large enough C C .
Design Considerations for Wireless Connectors
High density, high reliability, ease of manufacturing should be some of the key points in making a connector. To meet those goals, two major design considerations were made between mechanical connector and wireless connectors, and inductive coupling and capacitive coupling.
Mechanical Connectors vs. Wireless Connectors
To attain a stable connection, mechanical connectors must scrape off residue and oxides on the surface of the connec- tor pins, and apply close to 20 gf of pressure to maintain low resistance and stability. They are facing many problems for applying this pressure. The complex spring mechanism implemented in each pin for low profile connectors reduces the number of times the connector can be detached to as few as 5 times. To reduce the force needed to attach/detach a connector with many pins, Zero Insertion Force (ZIF) connectors which hold and release the connector pins with a lever were developed, which however has large feature sizes so cannot be used in area critical applications. Wireless connectors on the other hand, do not need pressure to reduce resistance nor do they need scraping mechanisms since they can communicate through the natural oxides or residue, thus simplifying the structure of the connector. They could reduce footprint as well as faulty connections. The capacitive coupling technique used here will also be useful in implementing connectors have large number of pins. In a case where 10,000 pins are necessary and 20 gf of pressure is needed for a stable mechanical connection, 200 kgf is needed to press the connector, while in the case of wireless connectors, there is no need to put pressure on the pins. Table 1 compares some of the strengths and weaknesses of mechanical and wireless connectors.
Inductive Connectors vs. Capacitive Connectors
For non-contacting chip to chip communication, there are two main approaches, using capacitive coupling and using inductive coupling. When implementing connectors on PCBs, the inductor or capacitor must be drawn on the PCB. Common technology for PCBs is 125 μm line and space, so using inductors drawn on PCBs will require more area per pin compared to capacitively coupled connectors. Wireless connectors using inductors have been published which utilize inductors drawn on-chip, presumably because of the smaller design rules and lower parasitic inductance and capacitance. This approach requires careful alignment of the TX chip and RX chip so that they are on top of each other. This will require new packaging technologies for aligning the chip and the board with very high precision. On the other hand, if the connectors are implemented using the PCB boards, traditional wire bonding, BGA, or packaging can be used making it easier to use. Therefore, capacitively coupled technology using the pads drawn on PCBs was chosen over inductively coupled communication for wireless connectors.
The wireless connector demonstrated here, and previously reported capacitively coupled chip to chip communication circuits share similar topologies but are completely different in that for the connector, the parasitic capacitance is very large (500 fF∼1 pF) and differ between pin to pin because of parasitic capacitance on PCB boards which may vary according to the pattern on the PCB, and I/O diodes on the receiver chip which are excluded in chip to chip communication.
Contact Allowing Wireless Connector
As shown in the previous section, the input swing that comes through the capacitive pads is V DD C C /(C PR +C C ). To reduce the size of capacitive pads while keeping the same input swing, you would need to either increase V DD , reduce C PR , or keep the C C constant. Since V DD is limited by the process and/or power dissipation of TX, it is difficult to change. The parasitic capacitance C PR strongly correlates to the length of the wires from the capacitive pads to the input of the RX chip, so reducing C PR will reduce the flexibility of the design of the wireless connector. It is therefore needed to keep the coupling capacitance C C constant while reducing the pad size. Since C C can be expressed as C C = ε 0 εS/d where ε is the dielectric constant of the insulator, S is the area of the pads, and d is the distance between the two pads, to keep C C constant when S becomes smaller, d must be reduced. Conventionally, d is determined by the thickness of the insulating overcoat of the pads, which is difficult to control precisely and is more than 40 μm. This paper proposes to totally remove the insulating overcoat to reduce d to eventually zero. Then, the pad metal, normally Au or Cu (Au in this paper), can be in a fully contacting mode. There may be cases, however, that thin insulating layers exist between two pads made by oil, air-gap, or natural oxide. Thus, two cases have to be considered: a contacting case and a non-contacting case. Since there is a non-contacting case, the transceiver should be based on C-coupling interface circuit. In the conventional receiver, RX IN is precharged to 1/2 V DD this causes a problem when the pads get contacted. The transmitter tries to output V SS or V DD which contends with the 1/2 V DD precharger at the RX side resulting in the increase of DC power. This problem is addressed by the proposed track and charge scheme. This track and charge scheme has two major features. The first is that it allows the TX outputs and RX inputs to be short circuited without having leakage issues, and the second is that since the precharge voltages are V DD and V SS instead of the normal 1/2 V DD it precharges faster, increasing data rate, and also eliminates the need for a 1/2 V DD generator which dissipates DC power.
The digitally tunable comparator proposed here is a current latch comparator with digital tunability. This tunability is fully used so that no analog DC reference voltage will be needed in detecting either a high signal or a low signal, thus making this circuit completely DC free, which will reduce the power dissipation at lower bit rates, and when the channel is idle or is working at low data rates.
The overall circuit diagram of the receiver circuit of the proposed wireless connector is shown in Fig. 3 and the operation timing chart is shown in Fig. 4 . The prominent circuit elements are explained in the following sections. Figure 5 describes the concept of the proposed 'track-andcharge' scheme to allow the contacting case without increasing DC power. Tracking the incoming data, RX IN is charged to either V SS or V DD . By selectively charging RX IN in accordance with the TX OUT level, the contention between RX and TX is removed eliminating the DC current path which existed in the conventional transceiver. To implement the scheme, two comparators are connected to RX IN . One comparator, COMP H , has a logic threshold of V TH which is close to V DD , to detect '0' and the other comparator, COMP L has a threshold of V TL which is close to V SS , to detect '1'. If the previous data is '1', RX IN is charged to V DD and the '0' detecting comparator, COMP H , is enabled. The circuit diagram of the overall receiver is shown in Fig. 3 together with an operation timing chart in Fig. 4 .
Track and Charge Scheme Receiver
Although V TH and V TL are set somewhere in between the V SS and V DD , offset-adjustable comparators are used to eliminate the DC power in generating the intermediate voltages. Since there is no DC path, the power is proportional to data rate. The design is based on synchronous clocking. The clock itself is sent using the conventional RX with a capacitor just in front of the RX. Thus, for the clock signal transmission, there is a half V DD generator but since there is only one channel, the power overhead for the clock itself is minimal compared with the power consumption of multiple data channels.
In previous capacitive coupling receivers, the input of the receiver is precharged to 1/2 V DD . At this voltage, the source voltage of the charger becomes closer to the gate voltage and the gate overdrive becomes lower. This 'track and charge' scheme, however precharges RX IN to V DD or V SS so the gate overdrive is V DD which reduces the time to precharge the input of the receiver. This increases the data rate.
Digitally Tunable Comparator
The comparator circuit used here is shown in Fig. 6 . The pull-down transistors M1-3 are in the saturation region where the velocity saturation limits the transconductance to the following.
In a case where M2L is V DD , the W of the left side will be W M1 +W M2 +W M3 and the W on the right side will be W M1 . Replacing W=W M1 and W TUNE =W M2 +W M3 , the following can be obtained as the tipping point of this comparator. (
Since the reference voltage is V DD and the threshold voltage of the nMOS transistors are constants, the tipping point is controlled completely by the W TUNE which can be tuned by the on and off of M2L.
Charger Controller
When the comparators are precharged, the voltage of OUT and OUTB will be both high for the nMOS input comparator and low for the pMOS comparator. When one of the comparators is enabled and the comparator compares the input to the reference voltage, either the OUT or OUTB will change, so by watching the four outputs, the data can be guessed and the input can be precharged accordingly. This scheme reduces the delay to precharge compared to the conventional circuit where the output of the SR latch is used to trigger the precharge. The actual circuit which can be seen in Fig. 3 is composed of a controller for the pMOS which precharges the line RX IN to V DD and the nMOS which precharges RX IN to low. The controller for the pMOS works as follows. When the comparator clock is low, CRG P is charged to V DD . If either the L OUT or H OUTB changes, CRG P becomes low and the pMOS is turned on. This scheme will reduce the need of finely tuning the precharge clock and data delay inside the circuit.
Since L OUT and H OUTB are charged only when the precharge clock is on, it is important that the outputs from the comparator must not dip when they are comparing. If the voltage dips, the precharge will malfunction and both the charger to V DD and the charger to V SS will turn on.
Comparator Controller
The comparator controller which is shown in Fig. 3 , controls which comparator is enabled according to the previous data. This is mainly done by feeding the outputs of the RS latch to the tail of the comparator. When input data changes and the comparators detect the change, the output of the RS latch will also change, causing the other comparator to be activated during the same clock. This will cause an unwanted oscillation. To eliminate this mode, the outputs of the comparators are watched, and when the comparators detect a change in input data, the comparators are shut down to prevent the second comparator to be activated. Figure 7 shows the test chip micrograph and measurement setup. The chip is fabricated in 65 nm CMOS technology. The core area of the RX is 40 μm × 30 μm and TX circuit is 5 μm × 5 μm. Most of the chip area is dedicated to decoupling capacitor for test output buffers. Two flexible PCBs are set and aligned so that the coupling pads of the transmitter and receiver overlap. Figure 8 shows measured waveforms of the transceiver. V DD is 1.2 V and 1 Gb/s data rate is achieved. The pad size is 50 μm × 50 μm with a misalignment approximately 25 μm. The wire length on the PCB is 10 mm. The RX OUT drives the oscilloscope with pMOS open drain configuration and thus the output voltage is 0.5 V. Figure 9 shows power consumption dependence on data rate along with the power consumption of conventional work using capacitively coupled channels with similar length and parasitic capacitance [7] . For the proposed circuit, power scales to zero as the data rate approaches zero. At 15 Mb/s there is a 20X improvement in power efficiency. This is important since wide data rate range should be covered in connector applications. Since the V DD of TX and RX are connected during the precharge phase in the contact mode, the power dissipation of TX and RX could not be separated in this measurement setup. Note, however that the sum of the TX and RX in contacting mode and non contacting mode are the same. In the contact mode, the TX charges the parasitic capacitance of TX, and RX while in the non-contact mode, the TX charges the parasitic capacitance of TX and RX charges the parasitic capacitance of RX through precharge. In the non-contacting mode, the two pads are separated with air. The contacting and noncontacting modes were not deliberately made. Figure 10 shows the timing margin of the clock against the data. The target BER (Bit Error Rate) of 10 −12 is achieved throughout Fig. 9 Power dissipation of TX and RX circuits when contacting and not contacting. a 750 ps timing window, showing that the proposed receiver circuit has a short precharge time and can communicate stably. The 10 −12 is the minimum BER measureable with the bit error tester used in this work.
Measurement Results

Discussions
The HDMI type D connector which has one of the smallest pins in mechanical connectors, has 400 μm pitch pins and the pins have a displacement of less than ±50 μm. Presuming that wireless connectors use a similar mechanical structure, the wireless connector in this work can achieve 200 μm pitch pins using 150 μm pads on one side and 50 μm pads on the other side. The smaller pad size and the possibility of placing the pins in a 2D manner increase the number of pins that can be implemented using the same structure.
Conclusion
A capacitive coupling wireless connector circuit is implemented with 25X reduction of the pad area compared to previous works, by allowing contacting and non-contacting modes. The proposed track and charge scheme allows both contacting and non-contacting communication through PCB capacitive pads. By making the precharge level of the input of the receiver circuit V DD or V SS , instead of 1/2V DD , the time necessary to precharge is reduced. The proposed digitally tunable comparator along with the track and charge scheme eliminate the need of 1/2V DD or other analog voltages thereby reducing the power to under 1/20 of previous work at low frequencies. A test chip successfully transmitted and received 1 Gb/s, 2 7 − 1PRBS signal at 1 mW with 50 μm × 50 μm pads, while increasing design freedom of the wireless connectors at the same time.
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